FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-02-04 07:13:13 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/KC705
History
Alex Forencich 2abb413854 Fix signal name
2019-05-02 20:30:37 -07:00
..
fpga_gmii
Fix signal name
2019-05-02 20:30:37 -07:00