FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/ML605/fpga_sgmii/rtl
History
Alex Forencich bd27156f35 AXI stream updates
2018-02-26 00:08:08 -08:00
..
debounce_switch.v
Add ML605 SGMII design
2017-07-22 11:07:23 -07:00
fpga_core.v
AXI stream updates
2018-02-26 00:08:08 -08:00
fpga.v
Add ML605 SGMII design
2017-07-22 11:07:23 -07:00
sync_reset.v
Add ML605 SGMII design
2017-07-22 11:07:23 -07:00
sync_signal.v
Add ML605 SGMII design
2017-07-22 11:07:23 -07:00