FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example
History
Alex Forencich 31901754a6 Add FMC pins to VCU118 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-07-21 16:55:55 -07:00
..
520N_MX/fpga_10g
Update makefiles for Intel devices
2023-07-13 17:46:34 -07:00
ADM_PCIE_9V3/fpga_25g
Use unified 10G/25G design for ADM-PCIE-9V3
2023-07-13 18:59:33 -07:00
Arty/fpga
Update Vivado makefiles
2023-07-13 18:48:34 -07:00
ATLYS/fpga
Remove recursively-expanded macros for module parameters in makefiles
2023-02-17 16:04:16 -08:00
AU50/fpga_25g
Update testbench clock frequencies
2023-07-15 01:53:31 -07:00
AU200/fpga_25g
Update testbench clock frequencies
2023-07-15 01:53:31 -07:00
AU250/fpga_25g
Update testbench clock frequencies
2023-07-15 01:53:31 -07:00
AU280/fpga_25g
Update testbench clock frequencies
2023-07-15 01:53:31 -07:00
C10LP/fpga
Remove recursively-expanded macros for module parameters in makefiles
2023-02-17 16:04:16 -08:00
DE2-115/fpga
Remove recursively-expanded macros for module parameters in makefiles
2023-02-17 16:04:16 -08:00
DE5-Net/fpga
Remove recursively-expanded macros for module parameters in makefiles
2023-02-17 16:04:16 -08:00
ExaNIC_X10/fpga
Update Vivado makefiles
2023-07-13 18:48:34 -07:00
ExaNIC_X25/fpga_25g
Update testbench clock frequencies
2023-07-15 01:53:31 -07:00
fb2CG/fpga_25g
Update testbench clock frequencies
2023-07-15 01:53:31 -07:00
HTG9200/fpga_25g
Clean up FMC+ pins on HTG-9200
2023-07-21 16:55:19 -07:00
HXT100G
Remove recursively-expanded macros for module parameters in makefiles
2023-02-17 16:04:16 -08:00
KC705
Update Vivado makefiles
2023-07-13 18:48:34 -07:00
ML605
Remove recursively-expanded macros for module parameters in makefiles
2023-02-17 16:04:16 -08:00
NetFPGA_SUME/fpga
Update Vivado makefiles
2023-07-13 18:48:34 -07:00
NexysVideo/fpga
Update Vivado makefiles
2023-07-13 18:48:34 -07:00
RV901T/fpga
Remove recursively-expanded macros for module parameters in makefiles
2023-02-17 16:04:16 -08:00
S10DX_DK/fpga_10g
Fix FIFO instances in S10DX example design
2023-07-17 11:05:24 -07:00
S10MX_DK/fpga_10g
Update makefiles for Intel devices
2023-07-13 17:46:34 -07:00
VCU108
Add FMC pins to VCU108
2023-07-21 16:55:44 -07:00
VCU118
Add FMC pins to VCU118
2023-07-21 16:55:55 -07:00
VCU1525/fpga_25g
Update testbench clock frequencies
2023-07-15 01:53:31 -07:00
ZCU102/fpga
Update Vivado makefiles
2023-07-13 18:48:34 -07:00
ZCU106/fpga
Update Vivado makefiles
2023-07-13 18:48:34 -07:00