FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/VCU118
History
Alex Forencich 351ec79fef Use quad wrappers in VCU118 example designs 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-08-25 01:27:53 -07:00
..
fpga_1g
Use quad wrappers in VCU118 example designs
2023-08-25 01:27:53 -07:00
fpga_25g
Use quad wrappers in VCU118 example designs
2023-08-25 01:27:53 -07:00
fpga_fmc_htg_6qsfp_25g
Use quad wrappers in VCU118 example designs
2023-08-25 01:27:53 -07:00