FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/rtl
History
Alex Forencich 3da3725429 Disable bit slipping when RX PRBS check is enabled
2019-05-16 23:22:47 -07:00
..
arp_64.v
Fix constants
2019-04-03 11:48:09 -07:00
arp_cache.v
Rework ARP subsystem
2018-06-18 13:59:58 -07:00
arp_eth_rx_64.v
Assert header ready earlier if possible
2018-11-07 23:10:07 -08:00
arp_eth_rx.v
Assert header ready earlier if possible
2018-11-07 23:10:07 -08:00
arp_eth_tx_64.v
Fix widths
2019-03-14 14:44:00 -07:00
arp_eth_tx.v
Assert header ready earlier if possible
2018-11-07 23:10:07 -08:00
arp.v
Fix constants
2019-04-03 11:48:09 -07:00
axis_baser_rx_64.v
Add rx_bad_block outputs
2019-04-17 00:16:45 -07:00
axis_baser_tx_64.v
Add TX underflow error signal
2019-03-26 12:42:08 -07:00
axis_eth_fcs_64.v
Rename ports
2018-11-07 22:35:06 -08:00
axis_eth_fcs_check_64.v
Rename ports
2018-11-07 22:35:06 -08:00
axis_eth_fcs_check.v
Rename ports
2018-11-07 22:35:06 -08:00
axis_eth_fcs_insert_64.v
Rename ports
2018-11-07 22:35:06 -08:00
axis_eth_fcs_insert.v
Rename ports
2018-11-07 22:35:06 -08:00
axis_eth_fcs.v
Rename ports
2018-11-07 22:35:06 -08:00
axis_gmii_rx.v
Add start packet strobe timing outputs to MAC modules
2019-01-31 17:00:23 -08:00
axis_gmii_tx.v
Add TX underflow error signal
2019-03-26 12:42:08 -07:00
axis_xgmii_rx_32.v
Add start packet strobe timing outputs to MAC modules
2019-01-31 17:00:23 -08:00
axis_xgmii_rx_64.v
Add start packet strobe timing outputs to MAC modules
2019-01-31 17:00:23 -08:00
axis_xgmii_tx_32.v
Add TX underflow error signal
2019-03-26 12:42:08 -07:00
axis_xgmii_tx_64.v
Add TX underflow error signal
2019-03-26 12:42:08 -07:00
eth_arb_mux.v
Convert generated eth_arb_mux to verilog parametrized module
2018-10-31 21:42:28 -07:00
eth_axis_rx_64.v
Fix widths
2019-03-14 14:44:00 -07:00
eth_axis_rx.v
Rename ports
2018-11-07 22:35:06 -08:00
eth_axis_tx_64.v
Use registered header
2018-11-07 23:08:40 -08:00
eth_axis_tx.v
Rename ports
2018-11-07 22:35:06 -08:00
eth_demux.v
Convert generated eth_demux to verilog parametrized module
2018-11-02 00:23:31 -07:00
eth_mac_1g_fifo.v
Rename tx_sync regs
2019-03-28 16:27:33 -07:00
eth_mac_1g_gmii_fifo.v
Rename tx_sync regs
2019-03-28 16:27:33 -07:00
eth_mac_1g_gmii.v
Prevent SRL inference in synchronizers
2019-03-28 12:36:32 -07:00
eth_mac_1g_rgmii_fifo.v
Rename tx_sync regs
2019-03-28 16:27:33 -07:00
eth_mac_1g_rgmii.v
Prevent SRL inference in synchronizers
2019-03-28 12:36:32 -07:00
eth_mac_1g.v
Add TX underflow error signal
2019-03-26 12:42:08 -07:00
eth_mac_10g_fifo.v
Rename tx_sync regs
2019-03-28 16:27:33 -07:00
eth_mac_10g.v
Add TX underflow error signal
2019-03-26 12:42:08 -07:00
eth_mac_mii_fifo.v
Add MII PHY interface, MAC wrappers, and testbenches
2019-03-28 19:18:03 -07:00
eth_mac_mii.v
Add MII PHY interface, MAC wrappers, and testbenches
2019-03-28 19:18:03 -07:00
eth_mac_phy_10g_fifo.v
Add PRBS31 generation and checking to 10G PHY
2019-05-10 20:28:45 -07:00
eth_mac_phy_10g_rx.v
Add PRBS31 generation and checking to 10G PHY
2019-05-10 20:28:45 -07:00
eth_mac_phy_10g_tx.v
Add PRBS31 generation and checking to 10G PHY
2019-05-10 20:28:45 -07:00
eth_mac_phy_10g.v
Add PRBS31 generation and checking to 10G PHY
2019-05-10 20:28:45 -07:00
eth_mux.v
Convert generated eth_mux to verilog parametrized module
2018-10-31 15:48:12 -07:00
eth_phy_10g_rx_ber_mon.v
Add 10G Ethernet PHY modules and testbenches
2019-01-16 18:00:56 -08:00
eth_phy_10g_rx_frame_sync.v
Add 10G Ethernet PHY modules and testbenches
2019-01-16 18:00:56 -08:00
eth_phy_10g_rx_if.v
Disable bit slipping when RX PRBS check is enabled
2019-05-16 23:22:47 -07:00
eth_phy_10g_rx.v
Add PRBS31 generation and checking to 10G PHY
2019-05-10 20:28:45 -07:00
eth_phy_10g_tx_if.v
Add PRBS31 generation and checking to 10G PHY
2019-05-10 20:28:45 -07:00
eth_phy_10g_tx.v
Add PRBS31 generation and checking to 10G PHY
2019-05-10 20:28:45 -07:00
eth_phy_10g.v
Add PRBS31 generation and checking to 10G PHY
2019-05-10 20:28:45 -07:00
gmii_phy_if.v
Happy new year
2018-02-26 12:50:51 -08:00
iddr.v
Add documentation
2018-06-04 18:21:55 -07:00
ip_64.v
Rename ports
2018-11-07 22:35:06 -08:00
ip_arb_mux.v
Convert generated ip_arb_mux to verilog parametrized module
2018-11-01 00:40:09 -07:00
ip_complete_64.v
Rename ports
2018-11-07 22:35:06 -08:00
ip_complete.v
Rename ports
2018-11-07 22:35:06 -08:00
ip_demux.v
Convert generated ip_demux to verilog parametrized module
2018-11-02 00:25:23 -07:00
ip_eth_rx_64.v
Assert header ready earlier if possible
2018-11-07 23:10:07 -08:00
ip_eth_rx.v
Assert header ready earlier if possible
2018-11-07 23:10:07 -08:00
ip_eth_tx_64.v
Fix widths
2019-03-14 14:44:00 -07:00
ip_eth_tx.v
Assert header ready earlier if possible
2018-11-07 23:10:07 -08:00
ip_mux.v
Convert generated ip_mux to verilog parametrized module
2018-10-31 18:08:39 -07:00
ip.v
Rename ports
2018-11-07 22:35:06 -08:00
lfsr.v
Happy new year
2018-02-26 12:50:51 -08:00
mii_phy_if.v
Add MII PHY interface, MAC wrappers, and testbenches
2019-03-28 19:18:03 -07:00
oddr.v
Add documentation
2018-06-04 18:21:55 -07:00
rgmii_phy_if.v
Happy new year
2018-02-26 12:50:51 -08:00
ssio_ddr_in_diff.v
Happy new year
2018-02-26 12:50:51 -08:00
ssio_ddr_in.v
Happy new year
2018-02-26 12:50:51 -08:00
ssio_ddr_out_diff.v
Happy new year
2018-02-26 12:50:51 -08:00
ssio_ddr_out.v
Happy new year
2018-02-26 12:50:51 -08:00
ssio_sdr_in_diff.v
Happy new year
2018-02-26 12:50:51 -08:00
ssio_sdr_in.v
Happy new year
2018-02-26 12:50:51 -08:00
ssio_sdr_out_diff.v
Happy new year
2018-02-26 12:50:51 -08:00
ssio_sdr_out.v
Happy new year
2018-02-26 12:50:51 -08:00
udp_64.v
Rename ports
2018-11-07 22:35:06 -08:00
udp_arb_mux.v
Convert generated udp_arb_mux to verilog parametrized module
2018-11-01 00:48:26 -07:00
udp_checksum_gen_64.v
Rename ports
2018-11-07 22:35:06 -08:00
udp_checksum_gen.v
Rename ports
2018-11-07 22:35:06 -08:00
udp_complete_64.v
Rename ports
2018-11-07 22:35:06 -08:00
udp_complete.v
Rename ports
2018-11-07 22:35:06 -08:00
udp_demux.v
Convert generated udp_demux to verilog parametrized module
2018-11-02 00:39:52 -07:00
udp_ip_rx_64.v
Assert header ready earlier if possible
2018-11-07 23:10:07 -08:00
udp_ip_rx.v
Assert header ready earlier if possible
2018-11-07 23:10:07 -08:00
udp_ip_tx_64.v
Assert header ready earlier if possible
2018-11-07 23:10:07 -08:00
udp_ip_tx.v
Assert header ready earlier if possible
2018-11-07 23:10:07 -08:00
udp_mux.v
Convert generated udp_mux to verilog parametrized module
2018-10-31 18:09:44 -07:00
udp.v
Rename ports
2018-11-07 22:35:06 -08:00
xgmii_baser_dec_64.v
Add XGMII 10GBASE-R encoder and decoder modules and testbenches
2019-01-16 17:30:07 -08:00
xgmii_baser_enc_64.v
Add XGMII 10GBASE-R encoder and decoder modules and testbenches
2019-01-16 17:30:07 -08:00
xgmii_deinterleave.v
Happy new year
2018-02-26 12:50:51 -08:00
xgmii_interleave.v
Happy new year
2018-02-26 12:50:51 -08:00