FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example
History
Alex Forencich 68736d02ae Add 10G/25G design for Arista 7132LB-48Y4C switch 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-08-25 23:06:49 -07:00
..
520N_MX/fpga_10g
Add TX and RX enable inputs to MACs
2023-08-24 01:24:33 -07:00
ADM_PCIE_9V3/fpga_25g
Fix PHY configuration connections
2023-08-25 00:09:38 -07:00
Arista_7132LB/fpga_25g
Add 10G/25G design for Arista 7132LB-48Y4C switch
2023-08-25 23:06:49 -07:00
Arty/fpga
Add TX and RX enable inputs to MACs
2023-08-24 01:24:33 -07:00
ATLYS/fpga
Add TX and RX enable inputs to MACs
2023-08-24 01:24:33 -07:00
AU50/fpga_25g
Fix PHY configuration connections
2023-08-25 00:09:38 -07:00
AU200/fpga_25g
Fix PHY configuration connections
2023-08-25 00:09:38 -07:00
AU250/fpga_25g
Fix PHY configuration connections
2023-08-25 00:09:38 -07:00
AU280/fpga_25g
Fix PHY configuration connections
2023-08-25 00:09:38 -07:00
C10LP/fpga
Add TX and RX enable inputs to MACs
2023-08-24 01:24:33 -07:00
DE2-115/fpga
Add TX and RX enable inputs to MACs
2023-08-24 01:24:33 -07:00
DE5-Net/fpga
Add TX and RX enable inputs to MACs
2023-08-24 01:24:33 -07:00
ExaNIC_X10/fpga
Fix PHY configuration connections
2023-08-25 00:09:38 -07:00
ExaNIC_X25/fpga_25g
Fix PHY configuration connections
2023-08-25 00:09:38 -07:00
fb2CG/fpga_25g
Fix PHY configuration connections
2023-08-25 00:09:38 -07:00
HTG640
Add TX and RX enable inputs to MACs
2023-08-24 01:24:33 -07:00
HTG9200
Use quad wrappers in HTG9200 example designs
2023-08-25 01:24:26 -07:00
KC705
Add TX and RX enable inputs to MACs
2023-08-24 01:24:33 -07:00
ML605
Add TX and RX enable inputs to MACs
2023-08-24 01:24:33 -07:00
NetFPGA_SUME/fpga
Add TX and RX enable inputs to MACs
2023-08-24 01:24:33 -07:00
NexysVideo/fpga
Add TX and RX enable inputs to MACs
2023-08-24 01:24:33 -07:00
RV901T/fpga
Add TX and RX enable inputs to MACs
2023-08-24 01:24:33 -07:00
S10DX_DK/fpga_10g
Procedural generation of testbench drivers
2023-07-27 20:25:08 -07:00
S10MX_DK/fpga_10g
Add TX and RX enable inputs to MACs
2023-08-24 01:24:33 -07:00
VCU108
Fix PHY configuration connections
2023-08-25 00:09:38 -07:00
VCU118
Use quad wrappers in VCU118 example designs
2023-08-25 01:27:53 -07:00
VCU1525/fpga_25g
Fix PHY configuration connections
2023-08-25 00:09:38 -07:00
ZCU102/fpga
Fix PHY configuration connections
2023-08-25 00:09:38 -07:00
ZCU106/fpga
Fix PHY configuration connections
2023-08-25 00:09:38 -07:00