FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-02-04 07:13:13 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/HTG9200/fpga_25g/pll
History
Alex Forencich bdc974a60c Reorganize HTG-9200 PLL config 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-07-21 16:34:11 -07:00
..
HTG9200_161-9k2_161-Registers.txt
Reorganize HTG-9200 PLL config
2023-07-21 16:34:11 -07:00
HTG9200_161-9k2_161.slabtimeproj
Reorganize HTG-9200 PLL config
2023-07-21 16:34:11 -07:00
si5341_i2c_init.py
Reorganize HTG-9200 PLL config
2023-07-21 16:34:11 -07:00
si5341_i2c_init.v
Reorganize HTG-9200 PLL config
2023-07-21 16:34:11 -07:00