FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/VCU1525/fpga_25g/ip
History
Alex Forencich 5dc38f11b7 Use unified 10G/25G design for Alveo VCU1525 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-07-13 20:42:40 -07:00
..
eth_xcvr_gt.tcl
Use unified 10G/25G design for Alveo VCU1525
2023-07-13 20:42:40 -07:00