FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/rtl
History
Alex Forencich 6a030f5d5e Add axis_pipeline_fifo
2021-08-25 23:54:30 -07:00
..
arbiter.v
Remove string parameters
2021-06-02 15:08:43 -07:00
axis_adapter.v
Include instance names in error messages
2019-07-25 16:30:10 -07:00
axis_arb_mux_wrap.py
add LAST_ENABLE to axis_arb_mux
2021-08-17 16:00:23 +09:00
axis_arb_mux.v
modify acknowledge assign
2021-08-17 16:42:26 +09:00
axis_async_fifo_adapter.v
Add DROP_OVERSIZE_FRAME parameter
2021-08-25 22:56:22 -07:00
axis_async_fifo.v
Add DROP_OVERSIZE_FRAME parameter
2021-08-25 22:56:22 -07:00
axis_broadcast_wrap.py
Update wrapper generators
2021-04-03 16:34:42 -07:00
axis_broadcast.v
Add parameter documentation
2019-07-24 13:54:21 -07:00
axis_cobs_decode.v
Update FIFO instance, rename ports
2018-10-25 10:17:58 -07:00
axis_cobs_encode.v
Move wire declarations
2020-12-03 17:37:53 -08:00
axis_crosspoint_wrap.py
Update wrapper generators
2021-04-03 16:34:42 -07:00
axis_crosspoint.v
Use nonblocking assignment
2021-04-03 16:33:45 -07:00
axis_demux_wrap.py
Update wrapper generators
2021-04-03 16:34:42 -07:00
axis_demux.v
Add parameter documentation
2019-07-24 13:54:21 -07:00
axis_fifo_adapter.v
Add DROP_OVERSIZE_FRAME parameter
2021-08-25 22:56:22 -07:00
axis_fifo.v
Add DROP_OVERSIZE_FRAME parameter
2021-08-25 22:56:22 -07:00
axis_frame_join_wrap.py
Update wrapper generators
2021-04-03 16:34:42 -07:00
axis_frame_join.v
Add parameter documentation
2019-07-24 13:54:21 -07:00
axis_frame_len.v
Fix corner case with back-to-back single-cycle transfers
2021-08-25 19:19:30 -07:00
axis_frame_length_adjust_fifo.v
Add parameter documentation
2019-07-24 13:54:21 -07:00
axis_frame_length_adjust.v
Include instance names in error messages
2019-07-25 16:30:10 -07:00
axis_ll_bridge.v
Rename ports
2018-10-25 11:19:28 -07:00
axis_mux_wrap.py
Update wrapper generators
2021-04-03 16:34:42 -07:00
axis_mux.v
Add parameter documentation
2019-07-24 13:54:21 -07:00
axis_pipeline_fifo.v
Add axis_pipeline_fifo
2021-08-25 23:54:30 -07:00
axis_pipeline_register.v
Add parameter documentation
2019-07-24 13:54:21 -07:00
axis_ram_switch_wrap.py
Remove string parameters
2021-06-02 15:08:43 -07:00
axis_ram_switch.v
Remove string parameters
2021-06-02 15:08:43 -07:00
axis_rate_limit.v
Add parameter documentation
2019-07-24 13:54:21 -07:00
axis_register.v
Add parameter documentation
2019-07-24 13:54:21 -07:00
axis_srl_fifo.v
Add parameter documentation
2019-07-24 13:54:21 -07:00
axis_srl_register.v
Add parameter documentation
2019-07-24 13:54:21 -07:00
axis_stat_counter.v
Add parameter documentation
2019-07-24 13:54:21 -07:00
axis_switch_wrap.py
Remove string parameters
2021-06-02 15:08:43 -07:00
axis_switch.v
Remove string parameters
2021-06-02 15:08:43 -07:00
axis_tap.v
Add parameter documentation
2019-07-24 13:54:21 -07:00
ll_axis_bridge.v
Rename ports
2018-10-25 11:19:28 -07:00
priority_encoder.v
Remove string parameters
2021-06-02 15:08:43 -07:00
sync_reset.v
Add sync_reset module and timing constraints
2020-03-27 18:04:04 -07:00