FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-21 06:53:10 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/DE5-Net/fpga/tb/xgmii_ep.py
Alex Forencich eb8dd775a1 Add 10G reference design for DE5-Net
2016-01-25 00:53:06 -08:00

Symbolic link
1 line
25 B
Python
Raw Blame History

../lib/eth/tb/xgmii_ep.py
Reference in New Issue View Git Blame Copy Permalink