FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/tb/axis_xgmii_tx_32
History
Alex Forencich 2858aaaef7 Add TX PTP timestamp enable bit in tuser 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-07-17 10:58:40 -07:00
..
Makefile
Add TX PTP timestamp enable bit in tuser
2023-07-17 10:58:40 -07:00
test_axis_xgmii_tx_32.py
Add TX PTP timestamp enable bit in tuser
2023-07-17 10:58:40 -07:00