FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-02-04 07:13:13 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/ADM_PCIE_9V3/fpga_25g/fpga
History
Alex Forencich 729c5a61ce Use unified 10G/25G design for ADM-PCIE-9V3 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-07-13 18:59:33 -07:00
..
config.tcl
Use unified 10G/25G design for ADM-PCIE-9V3
2023-07-13 18:59:33 -07:00
Makefile
Use unified 10G/25G design for ADM-PCIE-9V3
2023-07-13 18:59:33 -07:00