FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-02-04 07:13:13 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/HXT100G
History
Alex Forencich 8c3df76b97 Fix signal name 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2022-12-27 18:26:58 -08:00
..
fpga
Fix signal name
2022-12-27 18:26:58 -08:00
fpga_cxpt16
Use start_soon instead of fork
2021-12-10 18:19:11 -08:00