FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-02-04 07:13:13 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/HTG9200/fpga_fmc_htg_6qsfp_25g/fpga_vu9p
History
Alex Forencich b5d1fadb7e Add makefiles for VU13P variant of HTG-9200 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-09-26 15:07:16 -07:00
..
config.tcl
Add makefiles for VU13P variant of HTG-9200
2023-09-26 15:07:16 -07:00
Makefile
Add makefiles for VU13P variant of HTG-9200
2023-09-26 15:07:16 -07:00