mirror of
https://github.com/alexforencich/verilog-ethernet.git
synced 2025-01-28 07:03:08 +08:00
6 lines
134 B
Tcl
6 lines
134 B
Tcl
# Ethernet constraints
|
|
|
|
# IDELAY on RGMII from PHY chip
|
|
set_property IDELAY_VALUE 0 [get_cells {phy_rx_ctl_idelay phy_rxd_idelay_*}]
|
|
|