FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/ZCU106/fpga/rtl
History
Alex Forencich df5368d153 Add ZCU106 example design
2020-08-06 18:26:07 -07:00
..
debounce_switch.v
Add ZCU106 example design
2020-08-06 18:26:07 -07:00
fpga_core.v
Add ZCU106 example design
2020-08-06 18:26:07 -07:00
fpga.v
Add ZCU106 example design
2020-08-06 18:26:07 -07:00
sync_signal.v
Add ZCU106 example design
2020-08-06 18:26:07 -07:00