FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/Alveo/fpga_25g/fpga_AU280_10g
History
Alex Forencich de818ad621 Merge AU280 into Alveo example design 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-11-10 15:30:37 -08:00
..
config.tcl
Merge AU280 into Alveo example design
2023-11-10 15:30:37 -08:00
Makefile
Merge AU280 into Alveo example design
2023-11-10 15:30:37 -08:00