FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/syn
History
Alex Forencich 62c2148c8f Add pause functionality to FIFO modules 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-08-14 16:57:16 -07:00
..
quartus
Refactor pointer handling in FIFOs
2023-07-26 18:47:43 -07:00
quartus_pro
Refactor pointer handling in FIFOs
2023-07-26 18:47:43 -07:00
vivado
Add pause functionality to FIFO modules
2023-08-14 16:57:16 -07:00