FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example
History
Alex Forencich a78627343d Change default target parameter
2020-12-25 01:48:24 -08:00
..
ADM_PCIE_9V3
Update makefiles
2020-08-06 17:19:11 -07:00
Arty/fpga
Change default target parameter
2020-12-25 01:48:24 -08:00
ATLYS/fpga
Change default target parameter
2020-12-25 01:48:24 -08:00
AU50/fpga_10g
Update flash programming commands
2020-09-29 18:29:27 -07:00
AU200/fpga_10g
Update flash programming commands
2020-09-29 18:29:27 -07:00
AU250/fpga_10g
Update flash programming commands
2020-09-29 18:29:27 -07:00
AU280/fpga_10g
Update flash programming commands
2020-09-29 18:29:27 -07:00
C10LP/fpga
Change default target parameter
2020-12-25 01:48:24 -08:00
DE2-115/fpga
Change default target parameter
2020-12-25 01:48:24 -08:00
DE5-Net/fpga
Use common sync_reset module files
2020-03-27 18:27:45 -07:00
ExaNIC_X10/fpga
Update flash programming configuration for ExaNIC X10 and X25
2020-10-03 15:27:30 -07:00
ExaNIC_X25/fpga_10g
Update flash programming configuration for ExaNIC X10 and X25
2020-10-03 15:27:30 -07:00
fb2CG/fpga_10g
Update LED driver timing constraints
2020-09-28 17:24:11 -07:00
HXT100G
Update example design
2020-12-25 01:47:01 -08:00
KC705/fpga_gmii
Change default target parameter
2020-12-25 01:48:24 -08:00
ML605
Change default target parameter
2020-12-25 01:48:24 -08:00
NetFPGA_SUME/fpga
Update makefiles
2020-08-06 17:19:11 -07:00
NexysVideo/fpga
Change default target parameter
2020-12-25 01:48:24 -08:00
VCU108
Fix reg type in VCU108 and VCU118 example designs
2020-12-20 14:22:52 -08:00
VCU118
Fix reg type in VCU108 and VCU118 example designs
2020-12-20 14:22:52 -08:00
VCU1525/fpga_10g
Fix bitstream config for VCU1525
2020-09-30 23:50:31 -07:00
ZCU102/fpga
Add ZCU102 example design
2020-09-18 00:15:21 -07:00
ZCU106/fpga
Update XDC
2020-08-06 22:06:40 -07:00