FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-02-04 07:13:13 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/KC705
History
Alex Forencich a91e2b7e17 Add KC705 SGMII example design
2020-12-30 17:15:34 -08:00
..
fpga_gmii
Update KC705 XDC
2020-12-30 16:54:30 -08:00
fpga_rgmii
Add KC705 RGMII example design
2020-12-30 17:15:18 -08:00
fpga_sgmii
Add KC705 SGMII example design
2020-12-30 17:15:34 -08:00