FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/NexysVideo/fpga/tb/axis_ep.py
Alex Forencich cbf1df718a Add example design for Digilent Nexys Video board
2016-06-29 12:00:05 -07:00

Symbolic link
1 line
24 B
Python
Raw Blame History

../lib/eth/tb/axis_ep.py
Reference in New Issue View Git Blame Copy Permalink