FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/HTG640
History
Alex Forencich b1177eb4ed Rename HXT100G to HTG-640 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-07-21 18:17:26 -07:00
..
fpga
Rename HXT100G to HTG-640
2023-07-21 18:17:26 -07:00
fpga_cxpt16
Rename HXT100G to HTG-640
2023-07-21 18:17:26 -07:00