FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/VCU118
History
Alex Forencich 5d349c9cb2 Enable overtemp shutdown in constraints files 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-07-21 18:17:12 -07:00
..
fpga_1g
Enable overtemp shutdown in constraints files
2023-07-21 18:17:12 -07:00
fpga_25g
Enable overtemp shutdown in constraints files
2023-07-21 18:17:12 -07:00
fpga_fmc_htg_6qsfp_25g
Enable overtemp shutdown in constraints files
2023-07-21 18:17:12 -07:00