FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/DCS7132LB/fpga_25g/fpga_10g
History
Alex Forencich a05d1a4550 Rename Arista_7132LB to DCS7132LB 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2024-01-14 15:45:38 -08:00
..
config.tcl
Rename Arista_7132LB to DCS7132LB
2024-01-14 15:45:38 -08:00
Makefile
Rename Arista_7132LB to DCS7132LB
2024-01-14 15:45:38 -08:00