FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/syn
History
Alex Forencich bd8e8e5b20 Add PTP time distribution components 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-11-07 13:07:15 -08:00
..
quartus
Reorganize timing constraints
2021-05-18 16:15:41 -07:00
quartus_pro
Add timing constraints for Quartus Prime Pro
2021-05-18 18:30:33 -07:00
vivado
Add PTP time distribution components
2023-11-07 13:07:15 -08:00