verilog-ethernet/ptp_clock_cdc at c021d01c26d4cbb4682c5fed0891107effaf0865 - verilog-ethernet - Gitea: Git with a cup of tea

FPGA/verilog-ethernet

mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00

History

Alex Forencich 31c7349f90 Rewrite PTP clock CDC module for improved performance and timing closure at 25G

2021-03-30 15:57:46 -07:00

..

Makefile

Rewrite PTP clock CDC module for improved performance and timing closure at 25G

2021-03-30 15:57:46 -07:00

test_ptp_clock_cdc.py

Rewrite PTP clock CDC module for improved performance and timing closure at 25G

2021-03-30 15:57:46 -07:00