FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-02-04 07:13:13 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/ZCU102
History
Alex Forencich c4376c8674 Update XDC files 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-07-13 17:12:32 -07:00
..
fpga
Update XDC files
2023-07-13 17:12:32 -07:00