FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-02-04 07:13:13 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/.github
History
Alex Forencich 3ac119305d Update CI configuration 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-01-25 19:10:50 -08:00
..
workflows
Update CI configuration
2023-01-25 19:10:50 -08:00