FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/ZCU102/fpga/ip
History
Alex Forencich 0b41dc4011 Rework GT instances in ZCU102 design
2021-10-19 18:38:22 -07:00
..
eth_xcvr_gt.tcl
Rework GT instances in ZCU102 design
2021-10-19 18:38:22 -07:00