FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-02-04 07:13:13 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/Arista_7132LB
History
Alex Forencich 0986d1e901 Rework 7132 parametrization 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-11-08 13:36:21 -08:00
..
fpga_25g
Rework 7132 parametrization
2023-11-08 13:36:21 -08:00