FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-02-04 07:13:13 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/syn/vivado
History
Alex Forencich 274831c268 Fix PTP clock CDC module timing constraints 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2022-05-05 21:41:41 -07:00
..
eth_mac_1g_gmii.tcl
Reorganize timing constraints
2021-05-18 16:15:41 -07:00
eth_mac_1g_rgmii.tcl
Reorganize timing constraints
2021-05-18 16:15:41 -07:00
eth_mac_fifo.tcl
Reorganize timing constraints
2021-05-18 16:15:41 -07:00
gmii_phy_if.tcl
Reorganize timing constraints
2021-05-18 16:15:41 -07:00
mii_phy_if.tcl
Reorganize timing constraints
2021-05-18 16:15:41 -07:00
ptp_clock_cdc.tcl
Fix PTP clock CDC module timing constraints
2022-05-05 21:41:41 -07:00
rgmii_phy_if.tcl
Reorganize timing constraints
2021-05-18 16:15:41 -07:00