verilog-ethernet/.gitignore at eb8dd775a1f1c174111dbca21301937b65ee28ba - verilog-ethernet - Gitea: Git with a cup of tea

FPGA/verilog-ethernet

mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00

Alex Forencich 8214e2abf9 added axis as a subproject

git-subtree-dir: lib/axis
git-subtree-mainline: d64445b9e057cf97ae8fd57fbe83c5505c6ba45c
git-subtree-split: ac2f7e546df3b7f4a936cdb4d558adc517c5ddb4

2014-11-05 17:25:00 -08:00

7 lines

33 B

Plaintext

Raw Blame History

 *~
 *.lxt
 *.pyc
 *.vvp
 *.kate-swp