FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-02-04 07:13:13 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/tb/eth_phy_10g
History
Alex Forencich 20c542051d Use cfg prefix for configuration signals 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-08-22 17:14:52 -07:00
..
baser.py
Add cocotb testbench for 10G PHY
2021-10-15 01:07:26 -07:00
Makefile
Remove recursively-expanded macros for module parameters in makefiles
2023-02-17 16:04:16 -08:00
test_eth_phy_10g.py
Use cfg prefix for configuration signals
2023-08-22 17:14:52 -07:00