FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/ZCU106/fpga/ip
History
Alex Forencich e3f8879474 Rework GT instances in ZCU106 design
2021-10-19 18:30:35 -07:00
..
eth_xcvr_gt.tcl
Rework GT instances in ZCU106 design
2021-10-19 18:30:35 -07:00