FPGA/verilog-pcie
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Fix use before define

Browse Source
This commit is contained in:
Alex Forencich 2019-12-02 15:18:08 -08:00
parent 80dafd5870
commit 2afef8c6d8
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
rtl/dma_if_mux_wr.v
View File

@ -481,8 +481,8 @@ for (n = 0; n < SEG_COUNT; n = n + 1) begin
wire seg_if_ram_rd_resp_valid;
wire seg_if_ram_rd_resp_ready = if_ram_rd_resp_ready[n];
assign if_ram_rd_resp_data[n*SEG_DATA_WIDTH +: SEG_DATA_WIDTH] = seg_if_ram_rd_resp_data_reg;
assign if_ram_rd_resp_valid[n] = seg_if_ram_rd_resp_valid_reg;
assign if_ram_rd_resp_data[n*SEG_DATA_WIDTH +: SEG_DATA_WIDTH] = seg_if_ram_rd_resp_data;
assign if_ram_rd_resp_valid[n] = seg_if_ram_rd_resp_valid;
// internal datapath
reg [SEG_DATA_WIDTH-1:0] seg_if_ram_rd_resp_data_int;