FPGA/verilog-pcie
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Split SwitchBridge into separate upstream and downstream ports

Browse Source
This commit is contained in:
Alex Forencich 2019-02-15 16:56:21 -08:00
parent 247bca01f3
commit 35a4d62fb8
1 changed files with 38 additions and 21 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

59
tb/pcie.py
View File

@ -2355,7 +2355,7 @@ class Bridge(Function):
self.upstream_port = Port(self, self.upstream_recv) self.upstream_port = Port(self, self.upstream_recv)
self.upstream_tx_handler = self.upstream_port.send self.upstream_tx_handler = self.upstream_port.send
self.downstream_port = BusPort(self, self.downstream_recv) self.downstream_port = Port(self, self.downstream_recv)
self.downstream_tx_handler = self.downstream_port.send self.downstream_tx_handler = self.downstream_port.send
""" """
@ -2618,7 +2618,40 @@ class Bridge(Function):
yield from self.downstream_recv(tlp) yield from self.downstream_recv(tlp)
class HostBridge(Bridge): class SwitchUpstreamPort(Bridge):
def __init__(self, *args, **kwargs):
super(SwitchUpstreamPort, self).__init__(*args, **kwargs)
self.pcie_device_type = 0x5
self.downstream_port = BusPort(self, self.downstream_recv)
self.downstream_tx_handler = self.downstream_port.send
self.desc = "SwitchUpstreamPort"
self.vendor_id = 0x1234
self.device_id = 0x0003
def connect(self, port):
self.downstream_port.connect(port)
class SwitchDownstreamPort(Bridge):
def __init__(self, *args, **kwargs):
super(SwitchDownstreamPort, self).__init__(*args, **kwargs)
self.pcie_device_type = 0x6
self.desc = "SwitchDownstreamPort"
self.vendor_id = 0x1234
self.device_id = 0x0004
def connect(self, port):
self.downstream_port.connect(port)
class HostBridge(SwitchUpstreamPort):
def __init__(self, *args, **kwargs): def __init__(self, *args, **kwargs):
super(HostBridge, self).__init__(*args, **kwargs) super(HostBridge, self).__init__(*args, **kwargs)
@ -2632,7 +2665,7 @@ class HostBridge(Bridge):
self.sub_bus_num = 255 self.sub_bus_num = 255
class RootPort(Bridge): class RootPort(SwitchDownstreamPort):
def __init__(self, *args, **kwargs): def __init__(self, *args, **kwargs):
super(RootPort, self).__init__(*args, **kwargs) super(RootPort, self).__init__(*args, **kwargs)
@ -2647,21 +2680,6 @@ class RootPort(Bridge):
self.downstream_port.connect(port) self.downstream_port.connect(port)
class SwitchBridge(Bridge):
def __init__(self, *args, **kwargs):
super(SwitchBridge, self).__init__(*args, **kwargs)
self.pcie_device_type = 0x6
self.desc = "SwitchBridge"
self.vendor_id = 0x1234
self.device_id = 0x0003
def connect(self, port):
self.downstream_port.connect(port)
class Device(object): class Device(object):
"""PCIe device, container for multiple functions""" """PCIe device, container for multiple functions"""
def __init__(self, eps=None): def __init__(self, eps=None):
@ -2813,10 +2831,9 @@ class Switch(object):
"""Switch object, container for switch bridges and associated interconnect""" """Switch object, container for switch bridges and associated interconnect"""
def __init__(self, *args, **kwargs): def __init__(self, *args, **kwargs):
super(Switch, self).__init__(*args, **kwargs) super(Switch, self).__init__(*args, **kwargs)
self.upstream_bridge = SwitchBridge() self.upstream_bridge = SwitchUpstreamPort()
self.upstream_bridge.pcie_device_type = 0x5
self.default_switch_port = SwitchBridge self.default_switch_port = SwitchDownstreamPort
self.min_dev = 1 self.min_dev = 1
self.endpoints = [] self.endpoints = []