FPGA/verilog-pcie
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Ensure tlp_cmd registers are clear when generating a new request

Browse Source
This commit is contained in:
Alex Forencich 2019-01-11 01:27:52 -08:00
parent 5cf9597201
commit 5c24dcc1df
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rtl/pcie_us_axi_dma_rd.v
View File

@ -500,7 +500,7 @@ always @* begin
end
end
REQ_STATE_HEADER: begin
if (m_axis_rq_tready_int_reg && new_tag_valid) begin
if (m_axis_rq_tready_int_reg && !tlp_cmd_valid_reg && new_tag_valid) begin
req_pcie_addr_next = req_pcie_addr_reg + req_tlp_count_next;
req_axi_addr_next = req_axi_addr_reg + req_tlp_count_next;
req_op_count_next = req_op_count_reg - req_tlp_count_next;