FPGA/verilog-pcie
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Update github actions

Browse Source
This commit is contained in:
Alex Forencich 2021-01-16 13:40:35 -08:00
parent 87a6efe05c
commit 5d91fde42a
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
.github/workflows/regression-tests.yml vendored
View File

@ -4,7 +4,7 @@ on: [push, pull_request]
jobs:
build:
name: Python ${{matrix.python-version}}
name: Python ${{ matrix.python-version }} (${{ matrix.group }}/20)
runs-on: ubuntu-20.04
strategy: