FPGA/verilog-pcie
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
verilog-pcie/rtl
History
Alex Forencich 78d755ea9a Minor optimization
2021-02-28 22:31:29 -08:00
..
arbiter.v
Add priority encoder and arbiter modules
2018-10-29 17:55:47 -07:00
axis_arb_mux.v
Update axis_arb_mux
2019-07-24 17:52:53 -07:00
dma_client_axis_sink.v
Add output FIFO and write done tracking to AXI stream sink DMA client
2021-02-24 13:48:56 -08:00
dma_client_axis_source.v
Sync data handling
2021-02-16 13:56:44 -08:00
dma_if_mux_rd.v
Add write done tracking to DMA IF mux
2021-02-24 13:51:50 -08:00
dma_if_mux_wr.v
Add output FIFO to DMA IF mux for read response data
2021-02-24 13:54:40 -08:00
dma_if_mux.v
Add write done tracking to DMA IF mux
2021-02-24 13:51:50 -08:00
dma_if_pcie_us_rd.v
Rework FIFO distributed RAM init code
2021-02-28 22:18:54 -08:00
dma_if_pcie_us_wr.v
Minor optimization
2021-02-28 22:31:29 -08:00
dma_if_pcie_us.v
Remove redundant parameter PCIE_EXT_TAG_ENABLE
2021-02-25 18:20:08 -08:00
dma_psdpram_async.v
Add wr_done output to DMA RAMs
2021-02-07 23:47:46 -08:00
dma_psdpram.v
Add wr_done output to DMA RAMs
2021-02-07 23:47:46 -08:00
pcie_axi_dma_desc_mux.v
Include instance names in error messages
2019-07-25 16:38:54 -07:00
pcie_us_axi_dma_rd.v
Rework FIFO distributed RAM init code
2021-02-28 22:18:54 -08:00
pcie_us_axi_dma_wr.v
Make 64-bit-only states no-ops for other interface widths
2021-02-14 15:17:28 -08:00
pcie_us_axi_dma.v
Remove redundant parameter PCIE_EXT_TAG_ENABLE
2021-02-25 18:20:08 -08:00
pcie_us_axi_master_rd.v
Update AXI master modules to support 512 bit interface
2019-10-14 16:20:46 -07:00
pcie_us_axi_master_wr.v
Update AXI master modules to support 512 bit interface
2019-10-14 16:20:46 -07:00
pcie_us_axi_master.v
Update AXI master modules to support 512 bit interface
2019-10-14 16:20:46 -07:00
pcie_us_axil_master.v
Update AXI lite master module to support 512 bit interface
2019-10-14 15:58:38 -07:00
pcie_us_axis_cq_demux.v
Properly name registers, CQ demux bug fix
2020-12-19 14:09:56 -08:00
pcie_us_axis_rc_demux.v
Update demux modules to support 512 bit interface
2019-10-14 16:01:38 -07:00
pcie_us_cfg.v
Add pcie_us_cfg module
2019-07-13 10:24:25 -07:00
pcie_us_msi.v
Fix MSI wrapper
2019-03-27 17:42:37 -07:00
priority_encoder.v
Rewrite priority encoder to remove recusive construction
2020-08-17 18:30:40 -07:00
pulse_merge.v
Add pulse merge module
2018-10-23 21:11:31 -07:00