FPGA/zynq-axis
1
0
Fork 0
mirror of https://github.com/bmartini/zynq-axis.git synced 2024-09-05 19:19:27 +08:00
Code Issues Projects Releases Wiki Activity

Augments of equal size for operator + for fifo_simple.v

Browse Source
This commit is contained in:
Berin Martini 2016-05-30 21:58:08 -07:00
parent c77f0abac8
commit 611aaa8066
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
hdl/fifo/fifo_simple.v
View File

@ -114,10 +114,10 @@ module fifo_simple
// pop next // pop next
assign pop_ptr_nx = pop_ptr + (pop & ~empty); assign pop_ptr_nx = pop_ptr + {{ADDR_WIDTH-1{1'b0}}, (pop & ~empty)};
// push next // push next
assign push_ptr_nx = push_ptr + (push & ~full); assign push_ptr_nx = push_ptr + {{ADDR_WIDTH-1{1'b0}}, (push & ~full)};
// registered population count. // registered population count.