FPGA/zynq-axis
1
0
Fork 0
mirror of https://github.com/bmartini/zynq-axis.git synced 2024-09-05 19:19:27 +08:00
Code Issues Projects Releases Wiki Activity

Bug fix: axis burst size wr/rd values

Browse Source 
By setting the values as larger then they should be the data was over
writing itself in memory.
This commit is contained in:
Berin Martini 2015-01-07 14:13:29 -05:00
parent 19390ccca8
commit 852e507af2
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
hdl/axis/axis.v
View File

@ -110,7 +110,7 @@ module axis #(
assign axi_awprot = 3'h0; // DATA_SECURE_NORMAL
assign axi_awburst = 2'h1; // INCREMENTING
assign axi_awqos = 4'h0; // NOT_QOS_PARTICIPANT
assign axi_awsize = 3'h5; // THIRTY_TWO_BYTES
assign axi_awsize = 3'h3; // EIGHT_BYTES
assign axi_wstrb = {(AXI_DATA_WIDTH/8){1'b1}};
// read path static values
@ -119,7 +119,7 @@ module axis #(
assign axi_arprot = 3'h0; // DATA_SECURE_NORMAL
assign axi_arburst = 2'h1; // INCREMENTING
assign axi_arqos = 4'h0; // NOT_QOS_PARTICIPANT
assign axi_arsize = 3'h5; // THIRTY_TWO_BYTES
assign axi_arsize = 3'h3; // EIGHT_BYTES
// assume that all writes are successful and therefore do not need to