FPGA/zynq-axis
1
0
Fork 0
mirror of https://github.com/bmartini/zynq-axis.git synced 2024-09-05 19:19:27 +08:00
Code Issues Projects Releases Wiki Activity

Update axis_serializer for 1-to-1 in/out data size

Browse Source 
In this configuration the axis_serializer would just register and pass on the
input data down stream.
This commit is contained in:
Berin Martini 2016-05-30 22:02:29 -07:00
parent 2a392df7af
commit 9c3c828b1f
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
hdl/axis/axis_serializer.v
View File

@ -51,7 +51,7 @@ module axis_serializer
wire [2*DATA_NB-1:0] token_nx;
reg [DATA_NB-1:0] token;
reg [DATA_NB-1:0] serial_valid;
reg [DATA_NB:0] serial_valid;
reg [(DATA_WIDTH*DATA_NB)-1:0] serial_data;
wire serial_start;
@ -91,9 +91,9 @@ module axis_serializer
if (rst) serial_valid <= 'b0;
else if (down_ready) begin
serial_valid <= {serial_valid[0 +: DATA_NB-1], 1'b0};
serial_valid <= {serial_valid[0 +: DATA_NB], 1'b0};
if (up_ready & up_valid) begin
serial_valid <= {serial_valid[0 +: DATA_NB-1], 1'b1};
serial_valid <= {serial_valid[0 +: DATA_NB], 1'b1};
end
end
@ -107,7 +107,7 @@ module axis_serializer
always @(posedge clk)
if (rst) down_valid <= 1'b0;
else if (down_ready) begin
down_valid <= |(serial_valid);
down_valid <= |(serial_valid[0 +: DATA_NB]);
end