FPGA/zynq-axis
1
0
Fork 0
mirror of https://github.com/bmartini/zynq-axis.git synced 2024-09-05 19:19:27 +08:00
Code Issues Projects Releases Wiki Activity

Define variables before use in axis_write.v

Browse Source
This commit is contained in:
Berin Martini 2016-05-30 19:55:37 -07:00
parent fae937bf52
commit aae41b52d1
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
hdl/axis/axis_write.v
View File

@ -98,6 +98,9 @@ module axis_write
wire [CONFIG_DWIDTH-1:0] str_length;
reg [CONFIG_DWIDTH-1:0] cfg_length;
reg cfg_enable;
wire id_valid;
wire addressed;
wire axis_data;
/**