FPGA/zynq-axis
1
0
Fork 0
mirror of https://github.com/bmartini/zynq-axis.git synced 2024-09-05 19:19:27 +08:00
Code Issues Projects Releases Wiki Activity

Rename bitstream file to projects name after synthesizes

Browse Source 
Some projects will name the bitstream files a standard name and thus by
renaming them we can ensure that the bitstream files are easily identified
after syntheses.
This commit is contained in:
Berin Martini 2016-02-27 16:23:48 -05:00
parent 8c22d67eec
commit c30562deec
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
syn-proj
View File

@ -1,4 +1,4 @@
#!/bin/bash
#!/usr/bin/env bash
set -o errexit
@ -83,4 +83,4 @@ vivado -mode tcl -source $PROJ/generate-bitfile.tcl
# copy bitfile to repo root
find ./$PROJ -name "*.bit" | xargs -I F cp F ../..
find ./$PROJ -name "*.bit" | xargs -I F cp F ../../${PROJ#"project-"}.bit