FPGA/zynq-axis
1
0
Fork 0
mirror of https://github.com/bmartini/zynq-axis.git synced 2024-09-05 19:19:27 +08:00
Code Issues Projects Releases Wiki Activity
138 Commits 2 Branches 0 Tags
Commit Graph

2 Commits

Author SHA1 Message Date
Berin Martini
c30562deec Rename bitstream file to projects name after synthesizes 
Some projects will name the bitstream files a standard name and thus by
renaming them we can ensure that the bitstream files are easily identified
after syntheses.
 2016-02-27 16:23:48 -05:00
Berin Martini
859b5d1e81 Add scripts to synthesize bitstream via CLI 
This saves us form having to use the Xilinx Vivado GUI.
 2014-12-31 20:20:40 -05:00