This script copies all Verilog file from the hdl directories into a 'sim' directory. It then uses the Icarus Verilog simulator to run the desired modules testbench.
