mirror of
https://github.com/bmartini/zynq-axis.git
synced 2024-09-05 19:19:27 +08:00
6c481f894b
The AXI4 Lite bus Xilinx uses addresses the bytes in the 32 bit data word. Since the config registers used in by the Linux system only cares about the 32 bit registers the lower two address bits get ignored. These changes makes it easier to integrate the module when using it in an IP Package.