Berin Martini 80d401db54 Merge branch 'connect-axis-to-hp0' ...

Add a High Performance port (HP0) to the zedboard_axis project and
connect a AXIS module that can read and write to the main memory using
HP0. Add two small applications that test writing and reading from
memory.

2015-01-08 14:53:14 -05:00

app

Update read-memory application

2015-01-08 14:46:19 -05:00

dev

Allocate CMA memory on driver probe

2014-12-31 11:15:11 -05:00

hdl

Bug fix: AXI transaction ID usage and generation

2015-01-08 11:39:07 -05:00

lib

Add cfg bus read/write function to interface lib

2014-12-31 13:30:36 -05:00

syn

Auto assign address to HP0

2015-01-06 16:14:53 -05:00

util

Tab completion script for zynq-axis repo scripts

2015-01-02 13:03:51 -05:00

.gitignore

Add gitignore file to vim swap file and others

2014-12-31 13:18:54 -05:00

sim-module

Add bash script to run testbenchs

2015-01-02 17:32:39 -05:00

syn-proj

Add scripts to synthesize bitstream via CLI

2014-12-31 20:20:40 -05:00

syn-proj-prep

Add bash script to prepare project build directories

2014-12-31 15:34:29 -05:00

Description

No description provided

232 KiB

Languages

Verilog 73.4%

C 10.8%

Shell 8.5%

Tcl 6.5%

Makefile 0.8%