Had been assuming that the AXI word width was 256 bits and thus the address would step 32 bytes * burst_length.
