qpc/ports/arm-cm/qv/iar/qv_port.h

79 lines
2.6 KiB
C
Raw Normal View History

2014-04-06 11:43:13 -04:00
/**
2015-04-28 13:45:35 -04:00
* @file
2020-10-01 12:48:48 -04:00
* @brief QV/C port to ARM Cortex-M, IAR-ARM toolset
2015-04-28 13:45:35 -04:00
* @cond
2014-04-06 11:43:13 -04:00
******************************************************************************
2020-10-01 12:48:48 -04:00
* Last updated for version 6.9.1
* Last updated on 2020-09-23
2012-08-14 18:07:04 -04:00
*
2020-10-01 12:48:48 -04:00
* Q u a n t u m L e a P s
* ------------------------
* Modern Embedded Software
2012-08-14 18:07:04 -04:00
*
2020-10-01 12:48:48 -04:00
* Copyright (C) 2005-2020 Quantum Leaps, LLC. All rights reserved.
2012-08-14 18:07:04 -04:00
*
* This program is open source software: you can redistribute it and/or
* modify it under the terms of the GNU General Public License as published
* by the Free Software Foundation, either version 3 of the License, or
2012-08-14 18:07:04 -04:00
* (at your option) any later version.
*
* Alternatively, this program may be distributed and modified under the
* terms of Quantum Leaps commercial licenses, which expressly supersede
* the GNU General Public License and are specifically designed for
* licensees interested in retaining the proprietary status of their code.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
2019-12-31 15:55:08 -05:00
* along with this program. If not, see <www.gnu.org/licenses/>.
2012-08-14 18:07:04 -04:00
*
* Contact information:
2019-12-31 15:55:08 -05:00
* <www.state-machine.com/licensing>
* <info@state-machine.com>
2014-04-06 11:43:13 -04:00
******************************************************************************
2015-04-28 13:45:35 -04:00
* @endcond
2014-04-06 11:43:13 -04:00
*/
2019-10-27 11:57:33 -04:00
#ifndef QV_PORT_H
#define QV_PORT_H
2012-08-14 18:07:04 -04:00
2015-04-28 13:45:35 -04:00
#if (__CORE__ == __ARM6M__) /* Cortex-M0/M0+/M1 ? */
/* macro to put the CPU to sleep inside QV_onIdle() */
#define QV_CPU_SLEEP() do { \
2020-10-01 12:48:48 -04:00
__WFI(); \
QF_INT_ENABLE(); \
2019-12-31 15:55:08 -05:00
} while (false)
2015-04-28 13:45:35 -04:00
2020-10-01 12:48:48 -04:00
#define QV_ARM_ERRATUM_838869() ((void)0)
#else /* Cortex-M3/M4/M7(v7-M) */
2015-04-28 13:45:35 -04:00
/* macro to put the CPU to sleep inside QV_onIdle() */
#define QV_CPU_SLEEP() do { \
2020-10-01 12:48:48 -04:00
QF_PRIMASK_DISABLE(); \
QF_INT_ENABLE(); \
__WFI(); \
QF_PRIMASK_ENABLE(); \
2019-12-31 15:55:08 -05:00
} while (false)
2015-04-28 13:45:35 -04:00
2016-12-16 10:34:09 -05:00
/* initialization of the QV kernel for Cortex-M3/M4/M4F */
#define QV_INIT() QV_init()
void QV_init(void);
2020-10-01 12:48:48 -04:00
/* The following macro implements the recommended workaround for the
* ARM Erratum 838869. Specifically, for Cortex-M3/M4/M7 the DSB
* (memory barrier) instruction needs to be added before exiting an ISR.
* This macro should be inserted at the end of ISRs.
*/
#define QV_ARM_ERRATUM_838869() __DSB()
2015-04-28 13:45:35 -04:00
#endif
#include "qv.h" /* QV platform-independent public interface */
2019-10-27 11:57:33 -04:00
#endif /* QV_PORT_H */
2020-10-01 12:48:48 -04:00